Edit History

WikiStart

Version 12 (Josh Blum, 05/31/2010 11:53 pm)

1 11 Josh Blum 
h1. Welcome to [[FlexHDR]]
2 1 






    3
    8
    Josh Blum
    






    4
    11
    Josh Blum
    
[[FlexHDR]] is a signal processing block set tailored for Xilinx FPGA development. The project is coupled with a GUI for creating block diagrams, simulation, and generating configuration bit files. 






    5
    11
    Josh Blum
    
[[FlexHDR]] is under heavy development. Expect good things to come.






    6
    1
    
    






    7
    1
    
    






    8
    11
    Josh Blum
    
h2. Good things that happened:






    9
    1
    
    






    10
    11
    Josh Blum
    






    11
    11
    Josh Blum
    
* [[FlexHDR]] now works with the ISE Simulator and Synthesizer.






    12
    11
    Josh Blum
    
* Templated VHDL working






    13
    11
    Josh Blum
    






    14
    11
    Josh Blum
    






    15
    11
    Josh Blum
    
h2. Stuff in this Wiki






    16
    11
    Josh Blum
    






    17
    11
    Josh Blum
    






    18
    11
    Josh Blum
    
* [[BuildGuide]]






    19
    11
    Josh Blum
    
* [[XilinxISE]]






    20
    11
    Josh Blum
    
* [[HowItWorks]]






    21
    11
    Josh Blum
    
* [[SpecialComments]]






    22
    11
    Josh Blum
    
* [[Docs]]






    23
    11
    Josh Blum
    
* [[Contact]]






    24
    11
    Josh Blum
    






    25
    11
    Josh Blum
    






    26
    11
    Josh Blum
    
h2. Teaser Screenshot






    27
    1
    
    






    28
    12
    Josh Blum
    
!flexhdr_screenshot.png!