WikiStart
Version 9 (Josh Blum, 11/06/2008 03:53 pm)
| 1 | 2 | Josh Blum | = Welcome to FlexHDR = |
|---|---|---|---|
| 2 | 2 | Josh Blum | |
| 3 | 9 | Josh Blum | FlexHDR is a signal processing block set tailored for Xilinx FPGA development. The project is coupled with a GUI for creating block diagrams, simulation, and generating configuration bit files. |
| 4 | 1 | FlexHDR is under heavy development. Expect good things to come. |
|
| 5 | 8 | Josh Blum | |
| 6 | 8 | Josh Blum | == Good things that happened: == |
| 7 | 8 | Josh Blum | |
| 8 | 1 | * FlexHDR now works with the ISE Simulator and Synthesizer. |
|
| 9 | 9 | Josh Blum | * Templated VHDL working |
| 10 | 8 | Josh Blum | |
| 11 | 8 | Josh Blum | == Stuff in this Wiki == |
| 12 | 2 | Josh Blum | |
| 13 | 7 | Josh Blum | * [wiki:BuildGuide] |
| 14 | 4 | Josh Blum | * [wiki:XilinxISE] |
| 15 | 4 | Josh Blum | * [wiki:HowItWorks] |
| 16 | 6 | Josh Blum | * [wiki:SpecialComments] |
| 17 | 1 | * [wiki:Docs] |
|
| 18 | 9 | Josh Blum | |
| 19 | 9 | Josh Blum | == Teaser Screenshot == |
| 20 | 9 | Josh Blum | |
| 21 | 9 | Josh Blum | [[Image(flexhdr_screenshot.png)]] |